TWiki> LinuxSupport Web>LinuxSupportInternals>HowToTestDesktops>TestRollback (2006-03-16, unknown) EditAttachPDF
please delete, rollback doesn't work...
HWTestTemplate1
MachineType

TestResult MOSTLY PASS
MachinePurpose test
TestDate 2006/03/09 10:54:14
OSVersion SLC3
HardwareArchitecture i*86 (P3/P4/Xeon/Celeron)
HardwareIn64BitMode Yes
VGAConsoleOK not tested
BootCD not tested
BootFloppy not tested
BootUSB not tested
BootPXE not tested
GraphicalInstaller not tested
VGADetected not tested
ScreenDetected not tested
HDDsize not tested
HDDpartitions not tested
MemoryAmount not tested
EthernetPrimary not tested
RebootAfterInstall not tested
BootOK not tested
HDDdmaOK not tested
CDdmaOK not tested
TextModeOK not tested
GraphicalModesOK not tested
GraphSwitch not tested
DRIinX not tested
MouseOK not tested
WlanOK not tested
VGAExternal not tested
SoundOK not tested
PcmciaSlots not tested
USBSlots not tested
ExternalInputDevices not tested
FunnyButtons not tested
BatteryRemove OK
BatteryReplace OK
ACPowerRemove OK
ACPowerReplace not tested
SuspendToRAM not tested
PcmciaAfterResume not tested
USBAfterResume not tested
InfraredInterface not tested
BluetoothInterface not tested
AcpiAPMReadings not tested
CPUSpeedChange not tested
HDDSpinsDown not tested
LspciOutput 00:00.0 Host bridge: Intel Corporation 82865G/PE/P DRAM Controller/Host-Hub Interface (rev 02)
Subsystem
Intel Corporation 82865G/PE/P DRAM Controller/Host-Hub Interface
Control
I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B-
Status
Cap+ 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort+ >SERR- <PERR-
Latency
0 Region 0: Memory at f8000000 (32-bit, prefetchable) [size=64M]
Capabilities

00:01.0 PCI bridge: Intel Corporation 82865G/PE/P PCI to AGP Controller (rev 02) (prog-if 00 [Normal decode])

Control
I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B-
Status
Cap- 66Mhz+ UDF- FastB2B+ ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR-
Latency
32
Bus
primary=00, secondary=01, subordinate=01, sec-latency=32 I/O behind bridge: 0000b000-0000bfff Memory behind bridge: ff800000-ff8fffff Prefetchable memory behind bridge: e6b00000-f6afffff Secondary status: 66Mhz+ FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort+ <SERR- <PERR-
BridgeCtl
Parity- SERR- NoISA- VGA+ MAbort- >Reset- FastB2B-

00:1d.0 USB Controller: Intel Corporation 82801EB/ER (ICH5/ICH5R) USB UHCI Controller #1 (rev 02) (prog-if 00 [UHCI])

Subsystem
Intel Corporation Desktop Board D865GBF
Control
I/O+ Mem- BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
Status
Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
Latency
0
Interrupt
pin A routed to IRQ 177 Region 4: I/O ports at e000 [size=32]

00:1d.1 USB Controller: Intel Corporation 82801EB/ER (ICH5/ICH5R) USB UHCI Controller #2 (rev 02) (prog-if 00 [UHCI])

Subsystem
Intel Corporation Desktop Board D865GBF
Control
I/O+ Mem- BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
Status
Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
Latency
0
Interrupt
pin B routed to IRQ 185 Region 4: I/O ports at e400 [size=32]

00:1d.2 USB Controller: Intel Corporation 82801EB/ER (ICH5/ICH5R) USB UHCI Controller #3 (rev 02) (prog-if 00 [UHCI])

Subsystem
Intel Corporation Desktop Board D865GBF
Control
I/O+ Mem- BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
Status
Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
Latency
0
Interrupt
pin C routed to IRQ 193 Region 4: I/O ports at e800 [size=32]

00:1d.3 USB Controller: Intel Corporation 82801EB/ER (ICH5/ICH5R) USB UHCI Controller #4 (rev 02) (prog-if 00 [UHCI])

Subsystem
Intel Corporation Desktop Board D865GBF
Control
I/O+ Mem- BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
Status
Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
Latency
0
Interrupt
pin A routed to IRQ 177 Region 4: I/O ports at ec00 [size=32]

00:1e.0 PCI bridge: Intel Corporation 82801 PCI Bridge (rev c2) (prog-if 00 [Normal decode])

Control
I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B-
Status
Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR-
Latency
0
Bus
primary=00, secondary=02, subordinate=02, sec-latency=32 I/O behind bridge: 0000c000-0000cfff Memory behind bridge: ff900000-ff9fffff Prefetchable memory behind bridge: fff00000-000fffff Secondary status: 66Mhz- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort+ <SERR- <PERR-
BridgeCtl
Parity- SERR+ NoISA+ VGA- MAbort- >Reset- FastB2B-

00:1f.0 ISA bridge: Intel Corporation 82801EB/ER (ICH5/ICH5R) LPC Interface Bridge (rev 02)

Control
I/O+ Mem+ BusMaster+ SpecCycle+ MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B-
Status
Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
Latency
0

00:1f.1 IDE interface: Intel Corporation 82801EB/ER (ICH5/ICH5R) IDE Controller (rev 02) (prog-if 8a [Master SecP PriP])

Subsystem
Intel Corporation Desktop Board D865GBF
Control
I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
Status
Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
Latency
0
Interrupt
pin A routed to IRQ 193 Region 0: I/O ports at Region 1: I/O ports at Region 2: I/O ports at Region 3: I/O ports at Region 4: I/O ports at ffa0 [size=16] Region 5: Memory at 20000000 (32-bit, non-prefetchable) [size=1K]

00:1f.3 SMBus: Intel Corporation 82801EB/ER (ICH5/ICH5R) SMBus Controller (rev 02)

Subsystem
Intel Corporation: Unknown device 4246
Control
I/O+ Mem- BusMaster- SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
Status
Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
Interrupt
pin B routed to IRQ 201 Region 4: I/O ports at dc00 [size=32]

00:1f.5 Multimedia audio controller: Intel Corporation 82801EB/ER (ICH5/ICH5R) AC'97 Audio Controller (rev 02)

Subsystem
Intel Corporation Desktop Board D865GBF
Control
I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B-
Status
Cap+ 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
Latency
0
Interrupt
pin B routed to IRQ 201 Region 2: Memory at ffaffc00 (32-bit, non-prefetchable) [size=512] Region 3: Memory at ffaff800 (32-bit, non-prefetchable) [size=256]
Capabilities

01:00.0 VGA compatible controller: ATI Technologies Inc Radeon RV100 QY [Radeon 7000/VE] (prog-if 00 [VGA])

Subsystem
PC Partner Limited RV100 QY [Sapphire Radeon VE 7000]
Control
I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping+ SERR+ FastB2B-
Status
Cap+ 66Mhz+ UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
Latency
32 (2000ns min), Cache Line Size 10
Interrupt
pin A routed to IRQ 177 Region 0: Memory at e8000000 (32-bit, prefetchable) [size=128M] Region 1: I/O ports at b800 [size=256] Region 2: Memory at ff8f0000 (32-bit, non-prefetchable) [size=64K] Expansion ROM at ff8c0000 [disabled] [size=128K]
Capabilities

02:08.0 Ethernet controller: Intel Corporation 82562EZ 10/100 Ethernet Controller (rev 01)

Subsystem
Intel Corporation Desktop Board D865GBF
Control
I/O+ Mem+ BusMaster+ SpecCycle- MemWINV+ VGASnoop- ParErr- Stepping- SERR+ FastB2B-
Status
Cap+ 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR-
Latency
32 (2000ns min, 14000ns max), Cache Line Size 10
Interrupt
pin A routed to IRQ 209 Region 0: Memory at ff9ff000 (32-bit, non-prefetchable) [size=4K] Region 1: I/O ports at cc00 [size=64]
Capabilities

Edit | Attach | Watch | Print version | History: r3 < r2 < r1 | Backlinks | Raw View | WYSIWYG | More topic actions
Topic revision: r3 - 2006-03-16 - unknown
 
    • Cern Search Icon Cern Search
    • TWiki Search Icon TWiki Search
    • Google Search Icon Google Search

    LinuxSupport All webs login

This site is powered by the TWiki collaboration platform Powered by PerlCopyright &© 2008-2024 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
or Ideas, requests, problems regarding TWiki? use Discourse or Send feedback