

Design Status of the **CERN-SRAM** macrocell

IBM 0.25 μm User Group Meeting
Imperial College, London
June 2002


KLOUKINAS Kostas
EP/CME-PS

- ❏ Scalable Design
 - Configurable Bit organization ($n \times 9$ -bit).
 - Configurable Memory Size.


- ❏ Synchronous Dual-Port Operation
 - Allowing Read/Write operations on the same clock cycle.
 - Typical Operating Frequency: 40 Mhz.

- ❏ Low Power Design
 - Full Static Operation.
 - Two stage hierarchical word decoding.

- ❏ Radiation Tolerant Design



SRAM Design in 0.25μ




Scalability is accomplished with the use of replica row cells and wordlines.

Low Power is enhanced by gating bit-line & word-line precharge cycles when not accessing the memory.

Dual Port SRAM

block diagram



Timing of the SRAM Interface


WRITE

READ


READ/WRITE

t_s t_H


t_s t_H



Basic Layout Blocks




Modular SRAM design.



Submitted SRAM Chips


- 1st Prototype (CERN MPW 4)
- Configuration: **1Kx9 bit**
- Size: $\sim 560\mu\text{m} \times 1,300\mu\text{m}$
- Area: $\sim 0.73\text{mm}^2$
- Submitted: Oct. 2000.
- Chip Received: Feb 2001
- Tested: Apr. 2001
- Status: O.K.



Design: CERN_SRAM_1K
 Designer: Kloukinas Kostas
 EP/CME-PS

Submitted SRAM Chips

- **2nd Prototype (CERN MPW 5)**
- **Configuration: 4Kx9 bit**
- **Size: ~1,850 μ m x 1,300 μ m**
- **Area: ~2.4mm²**
- **Submitted: May 2001**
- **Chip Received: Aug. 2001**
- **Tested: Oct. 2001**
- **Status: O.K.**



Design: CERN_SRAM_4K
 Designer: Kloukinas Kostas
 EP/CME-PS


Test chip: 4Kx9bit

Functional tests


- Max operating frequency:
 - Read only operations per clock cycle : 75MHz @ 2.5V
 - Read/Write operations per clock cycle : 60MHz @ 2.5V
- Read access time: 7.0ns @ 2.5V
- Power dissipation:
 - 15 μ W / MHz @ 2.5V for R/W operations within the same clock cycle (0.60mW @ 40MHz).
- Tests for process variations:
 - Differences in the access time < 1ns for: -3σ , -1.5σ , typ, $+1.5\sigma$, $+3\sigma$

Clock Duty Cycle Tests

50MHz Read per cycle




Read/Write per cycle




Test chip: 4Kx9bit



55MHz Read per cycle




Read/Write per cycle



Duty Cycle variations

50 MHz	50% ± 20%
55 MHz	50% ± 10%
60 MHz	50% ± 5%

Test chip: 4Kx9bit




Operation	Power (uW/MHz)
Standby	0.10
NOP	1.90
Read	7.40
Write	10.60
Read/Write	14.05

Test Conditions

Operation	Description	Pattern File
Standby	No operation, addr. & data in to highz	nop1.set
NOP	No operation, addr. & data changing in every cycle	nop2.set
Read	checkerboard data pattern	SRAM_0.set
Write	checkerboard data pattern	SRAM_0.set
Read/Write	checkerboard data pattern	SRAM_1.set

Test chip: 4Kx9bit

- Ionizing Total Dose: up to 10MRad
 - No increase in power dissipation.
 - No measurable degradation in performance.
- Single Event Upset:
 - under preparation
(in collaboration with CERN EP/MIC group)



CERN SRAM popularity !



• ATLAS SCAC chip

- Memory configuration: 128 x 18bit
- Detector: ATLAS tracker
- Lab: NEVIS Labs
- Designer: Stephan Boettcher
- Status: Tested O.K.

• ATLAS DTMROC chip

- Memory configuration: 128 x 153 bits
- Detector: ATLAS TRT
- Lab: CERN
- Designer: Robert Szczygiel
- Status: Tested O.K.

• CMS K chip

- Memory configuration: 2K x 18 bits
- Detector: CMS Preshower
- Lab: CERN
- Designer: Kostas Kloukinas
- Status: work in progress

• ATLAS MCC chip

- Memory configuration: 128 x 27bit
- Detector: ATLAS PIXEL
- Lab: INFN Genova
- Designer: Roberto Beccherle
- Status: Tested O.K.

• ALICE AMBRA chip

- Memory configuration: 16K X 9 bits
- Detector: ALICE Silicon Drift Det.
- Lab: INFN Torino
- Designer: Gianni Mazza
- Status: Submitted

• ALICE CARLOS chip

- Memory configuration: 256 X 9 bits
- Detector: ALICE Silicon Drift Det.
- Lab: INFN Bologna
- Designer: Alessandro Gabrielli
- Status: work in progress

Design Support

Delivery of SRAM design library

Half a day “design course” @ CERN

Designer configures his macrocell

Review the macrocell design

Conclusions

Design Status

- Design meets specifications.
- Macrocell has been successfully used in a number of ASIC designs.

Future Plans

- None. No further development is foreseen.

Design Support

- Contact Person: Kostas.Kloukinas@CERN.ch

Information on the Web

- <http://home.cern.ch/kkloukin>