


**“A Configurable Radiation Tolerant  
Dual-Ported Static RAM macro,  
designed in a 0.25  $\mu\text{m}$  CMOS technology  
for applications in the LHC environment.”**

**8th Workshop on Electronics for LHC Experiments  
9-13 Sept. 2002, Colmar, France**


K. Kloukinas, G. Magazzu, A. Marchioro  
CERN EP division, 1211 Geneva 23, Switzerland




# Overview



- Motive of Work
- Description of the macro-cell design
- Experimental Results
- Conclusions




# Motive of Work




- Several Front-End ASICs for the LHC detectors are using the CERN DSM Design Kit in 0.25  $\mu\text{m}$  commercial CMOS technology.
- Many ASICs require the use of rather large memories in Readout Pipelines, Readout Buffers and FIFOs.
- CERN DSM Design Kit lacks design automation tools for generating customized SRAM blocks.






# Proposed Design



- Built an SRAM macro-cell that can be configured in terms of *word counts* and *bit organization* by means of simple floorplanning procedures.
- Initially designed for the needs of the “Kchip” Front-End ASIC used in the CMS ECAL Preshower detector.



# CERN-SRAM specifications



## Scalable Design

- Configurable Bit organization ( $n \times 9$ -bit).
- Configurable Memory Size (128 – 4Kwords).


## Synchronous Dual-Port Operation


- Permits Read/Write operations on the same clock cycle.
- Typical Operating Frequency: 40 MHz.

## Low Power Design


- Full Static Operation.
- Divided Wordline Decoding.

## Radiation Tolerant Design






Dual Port SRAM Cell



Single Port SRAM Cell

- To minimize the macro-cell area a Single Port memory cell is used based on a conventional cross-coupled inverter scheme.
- Gain in Memory Cell Layout Area = 18%






Single Port memory cell


Interconnect: 3 metal layers

- 1<sup>st</sup> for local interconnects
- 2<sup>nd</sup> for vertical bitlines and power lines
- 3<sup>rd</sup> for horizontal wordlines

Memory Cell Area:  $47.152 \mu\text{m}^2$



# SRAM Block Diagram




**Dual-port** functionality is realized with a time sharing access mechanism.

- Registered Inputs
- Latched Outputs




# SRAM Interface Timing






# SRAM macro-cell Design



## Address Decoding




- Leaf cell is based on the D-F/F and the 2-input Mux standard cells found in the CERN DSM Design Kit.
- True & Complementary output with balanced timing.
- Easily sizeable by abutting the necessary number of leaf cells.




Leaf Cell

# Row Decoder

- Decoder: 7 to 128
  - Hardwire-configured.
  - Pre-routed layout block.
- Dynamic NAND-type.
  - Speed, Area, Power advantages over the static NAND-type.
  - Latched output.








# Column Decoder




- Static NAND-type implementation
  - Column decoding is one of the last actions to be performed in the read sequence.
  - It can be executed in parallel with other functions, and can be performed as soon as address is available.
  - Its propagation delay does not add to the overall memory access time.
- Size Configurable
  - Make use of Design kit standard cells.
  - Decoding function is via-hole programmable.






- ⌂ **Reduced Power Consumption.**
  - The non accessed portions of the memory remain in the precharge state.
- ⌂ **Improved Wordline Selection Time.**
  - Since the RC delay in each divided wordline is small due to its short length.






# Divided Wordline Decoding






# SRAM macro-cell Design



## Data Path






# Data Input Output Ports




- Data Input Register
  - Leaf cell is based on the D-F/F standard cell from CERN DSM Design Kit.
  - True & Complementary output with balanced timing.
- Data Output Latch
  - Leaf cell is based on the Latch standard cell from CERN DSM Design Kit.
- Easily sizeable by abutting the necessary number of leaf cells.


# SRAM Data Path







# Read Logic




- Substitution of the conventional sense amplifier with an asymmetric inverter.
  - Reduced Power Consumption
  - Stable operation at low power supply voltages.
  - Acceptable performance for target applications.
  - Easy to design.

## Scalability

- Wordline select time depends on the size of the memory.
- Dummy Wordline with replica memory cells to track the wordline charge-discharge time.


## Bitline Timing


- Dummy Bitlines to mimic the delay of the bitline path over all conditions.













# Timing Logic




- Asynchronous internal timing of control signals.
- Static operation.
- Hand-shaking and transition detection to realize internal timing loops.
- Timing loops are initiated by the system clock and terminated upon completion of the operation.
- All control signals are forced back to their initial state to prepare for subsequent tasks.
- During standby periods, bitlines and wordlines precharge-evaluate cycles are not initiated, thus keeping the **Power Consumption to a minimum.**







# Operation and Timing




**READ**

**WRITE**





# Cell Library



## Size Configurable

Data Input Register

Address Mux Register

Column Decoder

Block Pre-Decoder

Output Data Latche

## Fixed Layout


WordLine Buffers

SRAM column, 128 x 9bits  
( $50.4 \mu\text{m} \times 1086.2 \mu\text{m}$ )

Row Decoder


Timing logic

# Floorplanning







## Digital Simulation




## Logic Synthesis




## Place & Route







# Experimental Results



- To prove the concept of the SRAM macro-cell scalability and to evaluate the performance of the proposed design we have fabricated two test chips:
  - a 1Kwords X 9bits and
  - a 4Kwords X 9bits.
- Both chips were tested and found functional.

## 1<sup>st</sup> Prototype

Design: CERN\_SRAM\_1K


Configuration: **1K x 9 bit**

Size:  $\sim 560\mu\text{m} \times 1,300\mu\text{m}$

Area:  $\sim 0.73\text{mm}^2$

Density:  $\sim 12.6\text{Kbit}/\text{mm}^2$

The Memory consists of  
*2 Blocks of 512 x 9bits.*  
 Each Block is composed by  
*4 Columns of 128 X 9bits.*





## 2<sup>nd</sup> Prototype


**Design:** CERN\_SRAM\_4K

**Configuration:** 4K x 9 bit

**Size:** ~1,850 $\mu$ m x 1,300 $\mu$ m


**Area:** ~2.4mm<sup>2</sup>

**Density:** ~15.4Kbit/mm<sup>2</sup>



The Memory consists of  
*8 Blocks of 512 x 9bits.*  
Each Block is composed by  
*4 Columns of 128 X 9bits.*






# CERN SRAM test results




**Test chip: 4Kx9bit**

## Functional tests


- Max operating frequency:
  - Simultaneous Read/Write operations: 70MHz @ 2.5V
- Read access time: 7.5ns @ 2.5V
- Power dissipation:
  - 15 $\mu$ W / MHz @ 2.5V for simultaneous Read/Write operations on the same clock cycle (0.60mW @ 40MHz).
- Tests for process variations:
  - Differences in the access time < 1ns for:  $-3\sigma$ ,  $-1.5\sigma$ , typ,  $+1.5\sigma$ ,  $+3\sigma$




# Performance Tests




- Test Chip: 4Kword X 9bits
- Operation Frequency: 50MHz
- Power Supply: 2.5Volts
- Read Access Time: 7.5nsec







# Performance Tests



- Test Chip: 4Kword X 9bits
- Power Supply: 2.0 - 2.7Volts
- Operation Frequency: 50MHz
- Test Patterns:
  - All 1's and all 0's
  - Checkerboard
  - Marching 1's
  - Marching 0's








**Power dissipation of macro-cell.**

**Test chip: 4Kwords x 9bits**


Operation	Power ( $\mu\text{W}/\text{MHz}$ )
Standby	0.10
Idle	1.90
Read	7.40
Write	10.60
Read/Write	14.05

**Test Conditions**

Operation	Description
Standby	No operation, addr. & data static.
Idle	No operation, addr. & data changing in every clk cycle
Read	checkerboard data pattern
Write	checkerboard data pattern
Read/Write	checkerboard data pattern



# Irradiation Tests



**Test chip: 4Kwords x 9bit**

## Ionizing Total Dose

### • Conditions

- Source: X-rays.
- Step Irradiation: 1Mrad, 5Mrad, 10Mrad.
- Constant dose rate: 21.2 Krad/min.
- Annealing: 24h @ ~25 °C.
- Under bias, in Standby mode during irradiation & annealing.


### • Results

- No increase in power dissipation.
- No measurable degradation in performance.

## Single Event Upset:

- Under preparation





# CERN SRAM popularity !




- **ATLAS MCC chip** 
  - Memory configuration: 128 x 27bit
  - Detector: ATLAS PIXEL
  - Lab: INFN Genova
- **ALICE AMBRA chip**
  - Memory configuration: 16K X 9 bits
  - Detector: ALICE Silicon Drift Det.
  - Lab: INFN Torino
- **ALICE CARLOS chip**
  - Memory configuration: 256 X 9 bits
  - Detector: ALICE Silicon Drift Det.
  - Lab: INFN Bologna
- **LHCb SYNC chip**
  - Memory configuration: 256 X 9 bits
  - Detector: LHCb muon system
  - Lab: INFN Cagliari


- **ATLAS SCAC chip** 
  - Memory configuration: 128 x 18bit
  - Detector: ATLAS tracker
  - Lab: NEVIS Labs
- **ATLAS DTMROC chip** 
  - Memory configuration: 128 x 153 bits
  - Detector: ATLAS TRT
  - Lab: CERN
- **CMS Kchip**
  - Memory configuration: 2K x 18 bits  
128 x 18 bits
  - Detector: CMS Preshower
  - Lab: CERN

Chips submitted and tested





# Design Support




Delivery of SRAM design library

Half a day "design course" @ CERN

Designer configures his macrocell

Review the macrocell design



# Conclusions



- Design Status
  - Design meets target specifications.
  - Macrocell has been successfully used in a number of ASIC designs.
  
- Future Plans
  - No further development is foreseen.
  
- Design Support
  - Contact Person: [Kostas.Kloukinas@CERN.ch](mailto:Kostas.Kloukinas@CERN.ch)
  
- Information on the Web
  - <http://home.cern.ch/kkloukin>

